IJSTE

CALL FOR PAPERS : Dec 2018

Submission Last Date
25-Dec-18
Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

ARCHIEVES

DOWNLOADS

Open Access



CopyScape
Creative Commons License

Modified Multilevel Inverter Topology with Minimum Number of Switches


Author(s):

Addagatla Nagaraju , Government Polytechnic, Station Ghanpur, Warangal, Telangana, India; Akkela Krishnaveni, Dr. B.R. Ambedkar Government Polytechnic, for Women, Karimnagar, Telangana, India

Keywords:

Voltage source inverter, pulse width modulation (PWM)

Abstract:

Multilevel voltage source inverter is recognized as an important alternative to the normal two level voltage source inverter especially in high voltage application. Using multilevel technique, the amplitude of the voltage is increased, stress in the switching devices is reduced and the overall harmonics profile is improved. Among the familiar topologies, the most popular one is cascaded multilevel inverter. It exhibits several attractive features such as simple circuit layout, less components counts, modular in structure and avoid unbalance capacitor voltage problem. However as the number of output level increases, the circuit becomes bulky due to the increase in the number of power devices, the general purpose of the multilevel inverter is to synthesize a nearly sinusoidal voltage from several levels of dc voltages, typically obtained from capacitor voltage sources. As the number of level increases, the synthesized output waveform has more steps, which produce a staircase wave that approaches a desired waveform. Also as more steps added to the waveform, the harmonic distortion of the output waveform decreases, approaching zero as the level increases. As the number of level increases, the voltage that can be summing multiple voltage levels also increases. These new types of converters are suitable for high voltage and high power application due to their ability to synthesize waveforms with better harmonic spectrum. Numerous topologies have been introduced and widely studied for utility and drive applications. Amongst these topologies, the multilevel cascaded inverter was introduced in Static VAR compensation and drive systems. This project presents a new technique for getting a multilevel output and also uses PWM control techniques. In this technique, the number of switches used for the dc to ac conversion is reduced. So this dc to ac conversion significantly reduces the initial cost. This technique exhibits some attractive features which suits industrial applications. MATLAB/Simulink environment is used to simulate the results. The simulation of the seven-level multilevel inverter is successfully done using pulse width modulation technique. From the simulation, it is noted that the new multilevel inverter topology works well and shows hope to reduce the initial cost and complexity. When we increase the levels, the number of switches used is very less compared to the other topology.


Other Details:

Manuscript Id :IJSTEV3I9146
Published in :Volume : 3, Issue : 9
Publication Date: 01/04/2017
Page(s): 402-412
Download Article

IMPACT FACTOR

4.753

NEWS & UPDATES

Submit Article

Dear Authors, You can submit your article to our journal at the following link: http://www.ijste.org/Submit

Impact Factor

The Impact Factor of our Journal is 4.753 (Year - 2016)
3.905 (Year - 2015) 2.895(Year -2014)

Click Here

Submit Payment Online

Dear Authors, Now you can submit the payment receipt to our journal online at the following link: index.php?p=Payment

Index Copernicus Value

The IC Value of our journal is 69.90
Click Here

GLOBAL INDEXING



















Computer Science Directory. We are listed under Computer Research Institutes category

Share on Social media

Home | Privacy Policy | Terms & Conditions | Refund Policy | Feedback | Contact Us
Copyright © 2014 ijste.org All rights reserved