

# Design of Rail-to-Rail Op-Amp in 90nm Technology

P R Pournima

*M.Tech*

*Electronics & Communication Engineering  
B N M Institute of Technology, Bangalore, India*

## Abstract

The output swing, dynamic range and the input common mode range of an operational amplifier are critical parameters of its performance in high power applications such as Bandgap reference circuits. It has been observed that these parameters reduce with advanced technology nodes and with lower supply voltages. With special biasing circuit, it is possible to raise the output swing and also common mode voltage. This paper presents a two stage, Rail to rail Operational Amplifier with Miller compensation and biasing circuit with a supply voltage of 1.2V in 90 nm CMOS technology. The design was carried out keeping in view the requirement of a Bandgap reference with a temperature coefficient of 1.34 ppm. The proposed design achieves a swing of 1.2V with a gain of 14 and UGB of 787 MHz. The physical design was carried out using Virtuoso tools for Custom IC design and physical verification with Assura toolset from Cadence®

**Keywords:** Bias generation, Class AB amplifier, Current Summing Circuit, Op-amp, Rail-to-Rail.

## I. INTRODUCTION

An operational amplifier (op-amp) is a high-gain electronic voltage amplifier with a differential input and, usually, a single-ended output. An op-amp produces an output voltage that is typically hundreds of thousands of times larger than the voltage *difference* between its input terminals. Op-amp are characterised which is set by external components with little dependence on temperature changes or manufacturing variations in the op-amp itself, which makes op-amps popular building blocks for circuit design.

An Op Amp is a basic block in analog and mixed signal processing circuits, such as A/D, D/A circuits, switched-capacitor circuits and filters. With the reduction of the supply voltage, the performance of CMOS analog building blocks is degraded. The operation of the input stage is specially limited by the supply voltage. Thus, circuit design techniques to regain operating range and maintain good performance must be developed. For low-voltage Op Amp, a rail-to-rail operation is considered to keep a wide input signal range and good signal-to-noise ratio (SNR). The simple rail-to-rail input stage has an n-channel differential pair and a p-channel differential pair are connected in parallel as shown in figure 1. The total transconductance  $g_m$  is halved at the ends of positive and negative input rails. To reduce signal distortion and maintain high performance, it is necessary to keep constant  $g_m$  over the entire rails.

An operational amplifier (op-amp) is a high-gain differential stage with single-ended output or differential output. Many topologies of op-amps have been proposed in literature, both as general purpose and special purpose which are meant for specific applications. Generally, mixed signal design requires high gain, high settling time and low offset operational amplifiers. Communication applications such as filters and oscillators require wider bandwidth and high gain op-amps with good stability.

Power circuits such as voltage regulators and bandgap reference circuits, require moderate gain and high input common mode range and preferably rail to rail output swing op-amps. Operational Amplifiers such as Folded cascade topology in CMOS technology suffer from reduced output swing. Two stage operation was suggested in order to build up the output swing. Increase in gain is apparent in such designs with high power dissipation. Thus, circuit design techniques to regain operating range and maintain good performance must be developed. For low-voltage Op Amp, a rail-to-rail operation is considered to keep a wide input signal range and good signal-to-noise ratio (SNR).

The simple rail-to-rail input stage has an n-channel differential pair and a p-channel differential pair are connected in parallel as shown in Figure 1. The total transconductance  $g_m$  is halved at the ends of positive and negative input rails. Such a design requires constant  $g_m$  over entire range spanning the supply rails. This also reduces signal distortion and maintains high performance. Op-amps designed with NMOS input transistors, the input range is restricted near the negative power supply voltage. If the amplifier is designed with only PMOS transistors, the output can go beyond  $V_{DD}$ . If an amplifier uses both PMOS & NMOS transistors, it effectively combines the advantages of both types of transistors for true rail-to-rail input operation. When the input terminals of the amplifier are driven towards the negative rail the PMOS transistors are turned completely on and NMOS transistors are turned completely off and vice versa [1].






Figure 3 : Rail-to-rail operational amplifier [2]

Figure 4 shows the PMOS differential pair schematic diagram of the designed rail-to-rail op-amp in CADENCE environment. Figure 5 shows the class AB amplifier schematic of the rail-to-rail op-amp. Figure 6 shows the NMOS differential pair in rail-to-rail op-amp.




Figure 4 : PMOS differential pair schematic

$$\text{Slew rate } SR = \frac{I5}{Cc} \text{ (Assuming } I7 \gg I5 \text{ and } CL > Cc) \quad (1)$$

$$\text{First-stage gain } A_{v1} = \frac{gm1}{gds2 + gds4} = \frac{2gm1}{I5(\omega2 + \omega4)} \text{ where } \omega \rightarrow \text{body effect} \quad (2)$$

$$\text{Second-stage gain } A_{v2} = \frac{gm6}{gds6 + gds7} = \frac{gm6}{I6(\omega6 + \omega7)} \quad (3)$$

$$\text{Gain-bandwidth } GB = \frac{gm1}{Cc} \quad (4)$$




Figure 5 : Class AB amplifier schematic




Figure 6 : NMOS differential pair schematic

$$\frac{v_{out}}{v_{in}} = \frac{gm_1 gm_7 R_1 R_2 (1 - \frac{sC_c}{gm_7})}{1 + sa + s2b} \quad (5)$$

### III. SIMULATION ENVIRONMENT

The design entry of the circuits is carried out in the CADENCE Analog Virtuoso Environment using gpd90 library. For performance analysis these circuits are simulated in the Spectre simulator of CADENCE tool. Different characteristics of op-amp such as gain margin, phase margin, slew rate and settling time are measured in this environment. The AC and DC responses of the design is shown in Figure 7.

Output swing of the design is shown in Figure 8. Phase response of the design is shown in Figure 9. Settling time graph of the design is shown in Figure 10. Physical Layout has been done in the tool for the op-amp design and it is shown in the Figure 9.




Figure 7 : AC and DC response of the design




Figure 8 : Output swing




Figure 9 : Phase response of the design




Figure 10 : Settling time graph of the design

#### IV. RESULTS

The rail-to-rail op-amp is designed for bandgap reference voltage generation circuit hence we have designed the circuit for gain of 14.

Table 1 : Performance summary

<i>Parameter</i>	<i>Value</i>
<i>Supply Voltage</i>	<i>1.2 V</i>
<i>Gain</i>	<i>14</i>
<i>Unity Gain Frequency</i>	<i>811.2MHz</i>
<i>Gain Bandwidth Product</i>	<i>787MHz</i>
<i>Gain Margin</i>	<i>-13.75</i>
<i>Phase Margin</i>	<i>97.95<sup>o</sup></i>
<i>Slew Rate</i>	<i>6.73V/us</i>
<i>Settling Time</i>	<i>2.066ps</i>
<i>Rise Time</i>	<i>935.8fs</i>
<i>Fall Time</i>	<i>926.6fs</i>




Figure 11 : Physical layout of rail-to-rail op-amp

## V. CONCLUSION

A Rail-to-Rail input and output operational amplifier has been successfully designed in both schematic and layout. Physical design results match closely the design specifications. The performance including distortion of the op-amp is comparable to the same op-amp with a non Rail-to-Rail input stage I virtual earth configuration.

## ACKNOWLEDGEMENT

This work has been supported by all the teaching staff and non-teaching staff of BNMIT, Bangalore. The author takes this opportunity to thank specially the internal guide for this project Mrs. P Prabhavathi, Associate Professor, BNMIT. The author also wish to thank the Management & Administration of BNMIT, Bangalore for the support and guidance in the bringing the paper successfully.

## REFERENCES

- [1] A Digitally Programmable Rail-to-Rail CMOS perational Amplifier as Reusable Silicon IP - Hong-Yi Huang and Hsu-Feng Lee
- [2] A 1.2-V Piecewise Curvature-Corrected Bandgap Reference in 0.5 m CMOS Process Jing-Hu Li, Xing-bao Zhang, and Ming-yan Yu
- [3] A -90 dB THD Rail-to-Rail input opamp using a new local charge pump in CMOS - A.F. Duisters and E.C. Dijkmans