Pulse Triggered Flip Flop Design with Signal Feed through Scheme Using Conditional Pulse Enhancement Technique

Author(s):

LIYA MARIAM OOMMEN , SAINTGITS COLLEGE OF ENGINEERING ,KOTTAYAM, KERALA; JYOTHISH CHANDRAN G, saintgits college of engineering

Keywords:

Conditional Pulse Enhancement, Flip-Flop (FF), Low Power, Pulse-Triggered, Signal Feed through

Abstract:

A low power pulse triggered flip-flop with signal feed through scheme using Conditional Pulse Enhancement technique is presented in this paper. The proposed design adopts a modified True Single Phase Clock Latch structure and employs a signal feed through scheme to enhance the delay. The long discharging path problem in conventional explicit type pulse triggered flip flops are successfully solved through this method. In order to further enhance the speed and power performance, a conditional pulse enhancement technique is employed at the discharging path. Post layout simulation results based on TSMC 180 nm technology reveals that proposed flip flop features better power delay product when compared to conventional flip flops like ep-DCO, CDFF, SCDFF, MHLFF, SCCER and flip flop based on signal feed through scheme.

Other Details:

Manuscript Id	:	IJSTEV3I2108
Published in	:	Volume : 3, Issue : 2
Publication Date	:	01/09/2016
Page(s)	:	286-291

Download Article